Skip navigation

Modelling the performance of lead-Free solder interconnects for copper bumped flip-chip devices

Modelling the performance of lead-Free solder interconnects for copper bumped flip-chip devices

Lu, Hua ORCID logoORCID: https://orcid.org/0000-0002-4392-6562 and Bailey, Chris ORCID logoORCID: https://orcid.org/0000-0002-9438-3879 (2003) Modelling the performance of lead-Free solder interconnects for copper bumped flip-chip devices. In: ASME 2003 International Electronic Packaging Technical Conference and Exhibition. American Society of Mechanical Engineers, New York, USA, pp. 605-610. ISBN 0-7918-3690-8 (doi:10.1115/IPACK2003-35356)

Full text not available from this repository.

Abstract

Traditionally, before flip chips can be assembled the dies have to be attached with solder bumps. This process involves the deposition of metal layers on the Al pads on the dies and this is called the under bump metallurgy (UBM). In an alternative process, however, Copper (Cu) columns can be used to replace solder bumps and the UBM process may be omitted altogether. After the bumping process, the bumped dies can be assembled on to the printed circuit board (PCB) by using either solder or conductive adhesives. In this work, the reliability issues of flip chips with Cu column bumped dies have been studied. The flip chip lifetime associated with the solder fatigue failure has been modeled for a range of geometric parameters. The relative importance of these parameters is given and solder volume has been identified as the most important design parameter for long-term reliability. Another important problem that has been studied in this work is the dissolution of protection metals on the pad and Cu column in the reflow process. For small solder joints the amount of Cu which dissolves into the molten solder after the protection layers have worn out may significantly affect solder joint properties.

Item Type: Conference Proceedings
Title of Proceedings: ASME 2003 International Electronic Packaging Technical Conference and Exhibition
Additional Information: [1] This paper was first presented at the 2003 International Electronic Packaging Technical Conference and Exhibition held from 6-11 July 2003 in Maui, Hawaii, USA. [2] eISBN: 0-7918-3674-6 [3] Paper No.: IPACK2003-35356 [4] Conference Sponsors: Electronic and Photonic Packaging Division [5] Copyright: © 2003 by ASME
Uncontrolled Keywords: copper, modeling, flip-chip devices, lead-free solders
Subjects: Q Science > QA Mathematics > QA76 Computer software
T Technology > TJ Mechanical engineering and machinery
Pre-2014 Departments: School of Computing & Mathematical Sciences
School of Computing & Mathematical Sciences > Centre for Numerical Modelling & Process Analysis
School of Computing & Mathematical Sciences > Centre for Numerical Modelling & Process Analysis > Computational Mechanics & Reliability Group
School of Computing & Mathematical Sciences > Department of Computer Systems Technology
School of Computing & Mathematical Sciences > Department of Mathematical Sciences
Related URLs:
Last Modified: 20 Mar 2019 11:54
URI: http://gala.gre.ac.uk/id/eprint/682

Actions (login required)

View Item View Item