Skip navigation

Evaluation of the impact of the physical dimensions and material of the semiconductor chip on the reliability of Sn3.5Ag solder interconnect in power electronic module: A finite element analysis perspective

Evaluation of the impact of the physical dimensions and material of the semiconductor chip on the reliability of Sn3.5Ag solder interconnect in power electronic module: A finite element analysis perspective

Rajaguru, P. ORCID: 0000-0002-6041-0517, Lu, H. ORCID: 0000-0002-4392-6562, Bailey, C. ORCID: 0000-0002-9438-3879, Ortiz-Gonzalez, J. and Alatise, O. (2016) Evaluation of the impact of the physical dimensions and material of the semiconductor chip on the reliability of Sn3.5Ag solder interconnect in power electronic module: A finite element analysis perspective. Microelectronics Reliability, 68. pp. 77-85. ISSN 0026-2714 (doi:https://doi.org/10.1016/j.microrel.2016.12.002)

[img]
Preview
PDF (Author Accepted Manuscript)
17114 BAILEY_Evaluation_of_the_Impact_of_the_Physical_Dimensions_and_Material_of_the_Semiconductor_Chip_2016.pdf - Accepted Version

Download (986kB) | Preview

Abstract

This paper primarily focuses on an evaluation study for the temperature cycling capability of tin silver solder interconnect in power electronic applications by the impact of die dimensions and die material properties. The study was investigated on finite element analysis perspective on chip/solder/substrate structure. A commercially available chip was chosen in the finite element analysis (FEA) as the nominal base die. Two thermal cycle profiles were utilised. The effect of die area, die thickness and material properties (Si and SiC) on the thermal cycling capability of the solder layer was investigated from FEA perspective. From the FEA, it was concluded that decrease in die thickness resulting in increment of thermal cycling capability of solder layer for both material (Si and SiC). Increase in die area increases the thermal cycling capability of solder. For higher ΔT thermal cycle, solder under SiC die perform better than solder under Si die in terms of thermal cycling capability. When the die thickness become smaller than a threshold value of the thermal cycle regime, solder under Si die have better thermal cycling capability than solder under SiC die. Additionally a parametric study was undertaken for a SiC chip/substrate structure under high ∆ T temperature cycling profile for solder layer geometric parameter (wetting angle, titling angle and thickness). From the parametric study which utilised design of experiments (DoE), a wavelet radial basis surrogate model was generated. A sensitivity analysis was performed on surrogate model in order to identify the most influencing parameter. From the sensitivity analysis, it was concluded that wetting angle and solder layer thickness of solder layer have significant impact on the thermal cycling capability of the solder layer.

Item Type: Article
Uncontrolled Keywords: Surrogate models; Power electronic module; Sensitivity analysis; Finite element analysis
Subjects: Q Science > QA Mathematics
Faculty / School / Research Centre / Research Group: Faculty of Engineering & Science > Centre for Numerical Modelling & Process Analysis (CNMPA) > Computational Mechanics & Reliability Group (CMRG)
Faculty of Engineering & Science > School of Computing & Mathematical Sciences (CMS)
Faculty of Engineering & Science
Last Modified: 04 Mar 2022 13:07
URI: http://gala.gre.ac.uk/id/eprint/17114

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year

View more statistics