Skip navigation

A computational investigation of the effect of three-dimensional void morphology on the thermal resistance of solder thermal interface materials

A computational investigation of the effect of three-dimensional void morphology on the thermal resistance of solder thermal interface materials

Okereke, Michael I. ORCID: 0000-0002-2104-012X and Ling, Yuxiao (2018) A computational investigation of the effect of three-dimensional void morphology on the thermal resistance of solder thermal interface materials. Applied Thermal Engineering, 142. pp. 346-360. ISSN 1359-4311 (Print), 1873-5606 (Online) (doi:https://doi.org/10.1016/j.applthermaleng.2018.07.002)

[img]
Preview
PDF (Author Accepted Manuscript)
20566 OKEREKE_A_Computational_Investigation_of_the_Effect_of_Three-Dimensional_Void_Morphology_2018.pdf - Accepted Version

Download (8MB) | Preview

Abstract

Process-induced solder voids have three-dimensional shapes and show spatially random distribution with polydisperse geometric dimensions. There exists no analytical formulation of thermal resistances which incorporates void shapes, distribution and polydispersity variables. This paper uses finite element methods to investigate the effect of realistic void morphology on the thermal resistance of solder thermal interface materials (STIMs). The study has developed two computationally efficient methods for generating voids that show the features of real voids. Cylindrical and spherical void morphologies have been studied. The study is the first attempt, in literature, of characterizing the holistic effects of such realistic three-dimensional void morphologies on the thermal resistance of STIM layers. We have shown a qualitative agreement between our results and simplistic analytical predictions. However, the influence of void shapes, distribution and polydispersity have been shown to contribute to increased thermal resistances. The findings should provide significant insight to electrical/electronics engineers, micro-electronics chips manufacturers and academic research groups working on thermodynamics design of chip scale package (CSP) devices. It is also a framework for investigating objectively, the consequence of voids on the thermo-mechanical response of solder joints.

Item Type: Article
Uncontrolled Keywords: Void morphology; Solder thermal interface materials; Thermal resistance; Microelectronics; Three-dimensional; Virtual testing
Subjects: T Technology > TA Engineering (General). Civil engineering (General)
Faculty / Department / Research Group: Faculty of Engineering & Science
Faculty of Engineering & Science > Department of Engineering Science
Faculty of Engineering & Science > Mathematical Modelling for Engineering Research Theme
Last Modified: 07 Jul 2019 01:38
Selected for GREAT 2016: None
Selected for GREAT 2017: None
Selected for GREAT 2018: None
Selected for GREAT 2019: GREAT 2
URI: http://gala.gre.ac.uk/id/eprint/20566

Actions (login required)

View Item View Item

Downloads

Downloads per month over past year

View more statistics