Skip navigation

Computational modelling for reliable flip-chip packaging at sub-100 micron pitch using isotropic conductive adhesives

Computational modelling for reliable flip-chip packaging at sub-100 micron pitch using isotropic conductive adhesives

Stoyanov, Stoyan ORCID logoORCID: https://orcid.org/0000-0001-6091-1226, Kay, Robert W., Bailey, Christopher ORCID logoORCID: https://orcid.org/0000-0002-9438-3879 and Desmulliez, Marc P.Y. (2007) Computational modelling for reliable flip-chip packaging at sub-100 micron pitch using isotropic conductive adhesives. Microelectronics Reliability, 47 (1). pp. 132-141. ISSN 0026-2714 (doi:10.1016/j.microrel.2006.01.004)

Full text not available from this repository.

Abstract

This paper presents the assembly process using next generation electroformed stencils and Isotropic Conductive Adhesives (ICAs) as interconnection material. The utilisation of ICAs in flip-chip assembly process is investigated as an alternative to the lead and lead-free solder alloys and aims to ensure a low temperature (T < 100 °C) assembly process. The paper emphasizes and discusses in details the assembly of a flip-chip package based on copper columns bumped die and substrate with stencil printed ICA deposits at sub-100 μm pitch. A computational modelling approach is undertaken to provide comprehensive results on reliability trends of ICA joints subject to thermal cycling of the flip-chip assembly based on easy to use damage criteria and damage evaluation. Important design parameters in the package are selected and investigated using numerical modelling techniques to provide knowledge and understanding of their impact on the thermo-mechanical behaviour of the flip-chip ICA joints. Sensitivity analysis of the damage in the adhesive material is also carried out. Optimal design rules for enhanced performance and improved thermo-mechanical reliability of ICA assembled flip-chip packages are finally formulated.

Item Type: Article
Uncontrolled Keywords: isotropic conductive adhesives (ICAs), flip-chip packaging, low temperature (T<100 C)
Subjects: T Technology > TK Electrical engineering. Electronics Nuclear engineering
Q Science > QA Mathematics > QA75 Electronic computers. Computer science
Pre-2014 Departments: School of Computing & Mathematical Sciences
School of Computing & Mathematical Sciences > Centre for Numerical Modelling & Process Analysis
School of Computing & Mathematical Sciences > Centre for Numerical Modelling & Process Analysis > Computational Mechanics & Reliability Group
School of Computing & Mathematical Sciences > Department of Computer Systems Technology
School of Computing & Mathematical Sciences > Department of Mathematical Sciences
Related URLs:
Last Modified: 30 Sep 2019 13:59
URI: http://gala.gre.ac.uk/id/eprint/1016

Actions (login required)

View Item View Item