Evaluation of the hierarchical temporal memory soft computing platform and its VLSI architecture

Melis, W.J.C., Chizuwa, S. and Kameyama, M. (2009) Evaluation of the hierarchical temporal memory soft computing platform and its VLSI architecture. In: Multiple-Valued Logic, 2009. ISMVL '09. 39th International Symposium on. Institute of Electrical and Electronics Engineers, Piscataway, NJ, USA, pp. 233-238. ISBN 978-1-4244-3841-9 ISSN 0195-623X

Preview

PDF Download (39kB) | Preview

Abstract

A large number of real world applications, like user support systems, can still not be performed easily by conventional algorithms in comparison with the human brain. Recently, such intelligence has often been reached by using probability based systems. This paper presents results on the implementation of one such user support system, namely an intention estimation information appliance system, on a Bayesian network as well as hierarchical temporal memory. The latter is a new and quite promising soft computing platform modelling the human brain, though currently only available as a software model. A second part of the paper therefore focuses on a possible VLSI architecture for hierarchical temporal memory. Since it models the human brain, communication as well as memory are of high importance for this VLSI architecture.

Actions (login required)