Narania, Sailesh, Eshahawi, Tarek, Gindy, Nabil, Tang, Ying Kit, Stoyanov, Stoyan ORCID: 0000-0001-6091-1226 , Ridout, Stephen and Bailey, Chris ORCID: 0000-0002-9438-3879 (2008) Risk mitigation framework for a robust design process. In: 2nd Electronics System-Integration Technology Conference, 2008. ESTC 2008. IEEE Conference Publications . Institute of Electrical and Electronics Engineers, Inc., Piscataway, NJ, USA, pp. 1075-1080. ISBN 978-1-4244-2814-4 (Print), 978-1-4244-2813-7 (Online) (doi:https://doi.org/10.1109/ESTC.2008.4684501)